

ABSTRACT

The present invention is a method and apparatus to control cache. A processor cache unit processes a cache access request from a processor core of a processor. The processor cache unit includes a processor cache controller and a processor cache. A chipset cache controller controls a chipset cache located in a chipset in response to the cache access request from the processor core. The chipset is coupled to the processor via a bus.

042390.P10572